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Abstract—This paper proposes a triangle carrier based 
discontinuous PWM (TCB-DPWM) implement method for three-
level neutral-point-clamped (3L-NPC) inverters. The function 
equivalent relationship of proposed TCB-DPWM and space vector 
based discontinuous PWM (SVB-DPWM) is mathematically 
analyzed in this paper. The proposed TCB-DPWM method 
effectively simplified the implementation of the SVB-DPWM by 
injecting twice common mode voltages (CMVs) to original 
modulation signals, where different DPWM methods can be easily 
obtained in a unified scheme by setting different values of 
proportional allocation factor for small vectors in different sectors. 
In addition, a TCB-DPWM based neutral point voltage balancing 
method is investigated to demonstrate its application. The polarity 
of the CMV injection is regulated according to the polarity of the 
proportional allocation factor to realize the neutral point voltage 
balancing. Finally, the proposed TCB-DPWM and neutral point 
voltage balancing method are both verified by simulation and 
experimental results. The results show that the proposed TCB-
DPWM can effectively simplify the implementation of modulation 
and improve system efficiency. 
 
Index Terms—Three-level neutral-point-clamped inverter, 




hree-level neutral-point-clamped (3L-NPC) voltage source 
inverters are widely used in many medium- and high-power 
applications. Compared with traditional two-level inverters, the 
3L-NPC inverter is with better performances of efficiency, 
harmonics and power capability [1-3]. Recently, the T-type 3L-
NPC is proposed to alternate the traditional NPC to improve the 
efficiency [4] [5]. The topology diagram of a T-type 3L-NPC 
inverter is shown in Fig.1. The main advantage of the T-type 
3L-NPC inverter is the lower voltage rating of the employed 
devices, as the two switches of neutral point have a peak inverse 
voltage of half of that required in the conventional 3L-NPC 
inverter. Furthermore, the structure of T-TYPE 3L-NPC 
inverter provides lower conduction losses, compared to 
conventional 3L-NPC of the same ratings [6].  
 
This work was supported in part by the National Natural Science Foundation 
of China (No.51707030), the Sichuan Science and technology support program 
(No. 2016GZ0027) and the Fundamental Research Funds for the Central 
Universities of China (No. ZYGX2015J075). A part of work in this paper was 
exhibited in the conference of APEC 2017, March 26th – 30th, Tampa, FL, 
USA. 
K. Li, M. Wei, C. Xie are with School of Automation Engineering, 
University of Electronic Science and Technology of China, Chengdu, 611731, 
It is well-known that the performance of inverter depends on 
the modulation strategy. In terms of modulation signal forms, 
modulation strategies can be classified into two categories 
including continuous PWM (CPWM) and discontinuous PWM 
(DPWM). In CPWM, the modulating signals are never clamped 
during the period of the fundamental voltage, whereas in 
DPWM, the modulating signals could be clamped to constant 
voltage levels [7]. Sinusoidal triangle pulse width modulation 
(SPWM) and space vector pulse width modulation (SVPWM) 
are two typical CPWMs which are widely used in many 
applications because of its low output voltage/current harmonic 
distortion. For three-phase inverters with DPWM, each phase is 
clamped to one constant voltage level for one-third of the 
fundamental period. Thus, compared with the losses of the 
inverter with CPWM, the switching losses of the inverter with 
DPWM are significantly reduced at the average of 33.3% [7-8].  
The DPWM is successfully used in conventional two-level 
inverters [7-14]. If different phases are clamped to different 
voltage levels at different angles of the reference vector, 
different types of DPWM will be obtained. Generally speaking, 
there is four basic space vector based DPWMs for two-level 
inverters: DPWM I [10], DPWM II [11], DPWM III [12], 
DPWM IV [7]. Different DPWM methods performances 
difference. With different objectives of optimization, different 
optimized DPWMs are investigated in literature [7, 13-14]. In 
order to minimize the switching losses, a direct digital 
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Fig.1. The topology of the T-type 3L-NPC inverter. 
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2 
technique implementation of general DPWM (DDT-GDPWM) 
was proposed in [7]. For the purpose of reducing common mode 
voltage (CMV), a CMV reduction DPWM (CMVR-DPWM) 
was proposed in [13-14]. Actually, the space vector base 
DPWM can be functionally equivalent to sine-triangle carrier 
based DPWM [15]. In most of the practical applications, the 
modulation strategy is implemented by a microprocessor or 
digital signal processor (DSP). However, it is easier to realize 
sine-triangle carrier based modulation in practical applications.  
The four basic DPWMs in the two-level inverter, DPWM I-
IV, can also be extended to three-level inverters [16-18]. For 
3L-NPC inverters with DPWM, an additional option of 
clamping voltage level is added. The clamped phases can be 
clamped to positive DC bus or neutral point or negative DC bus 
[19]. The clamped phases, clamped voltage levels and the 
clamped durations can also be optimally designed according to 
the optimization requirements. The DPWMs aimed at reducing 
the switching losses [18-20], reducing the CMV [20-21] and 
balancing neutral point voltage [20, 22, 23] were proposed in 
literature. However, the existing implementation methods of 
above mentioned DPWMs for three-level inverters are very 
complex in applications, especially in the above optimization 
situations because they are based on space vector and requiring 
three procedures: sector judgment, function time calculation 
and pulse pattern generation. Although literature [24, 25] adopt 
triangular carrier based DPWM, the procedures to obtain the 
final modulation signals are also not easy, because the 
procedures to calculate CMV are divided into many situations. 
Furthermore, the equivalent relationship analysis between the 
TCB-DPWM and SVB-DPWM for 3L-NPC inverters is not 
seen in the existing literature.  
In order to simplify the implementation of space vector based 
discontinuous PWM, this paper proposes a TCB-DPWM for 
3L-NPC inverters. In addition, the relationships between the 
proposed TCB-DPWM and the conventional SVB-DPWM are 
mathematically analyzed based on [26]. Different DPWMs can 
be realized in a unified scheme by setting different values of 
proportional allocation factor for small vectors in different 
sectors. In order to demonstrate its applications in optimization 
situations, a TCB-DPWM based neutral point voltage balancing 
method is also proposed. The neutral point voltage can be 
controlled by regulating the polarity of the proportional 
allocation factor in TCB-DPWM. The proposed TCB-DPWM 
and the neutral point voltage balancing method are both verified 
by simulations and experiments.  
This article is organized as follows: Conventional SVB-
DPWMs are reviewed in Section II. In Section III, the TCB-
DPWM and its implementation method for 3L-NPC inverters 
are proposed. In addition, the relationships of TCB-DPWM and 
SVB-DPWM are mathematically analyzed. Based on the 
proposed TCB-DPWM, a neutral point voltage balancing 
method is investigated in Section IV. The effectiveness of the 
proposed scheme is verified by simulations and experiments in 
Section V. Section VI summarizes the conclusions and 
contributions of this paper. 
II. CONVENTIONAL SVB-DPWMS FOR 3L-NPC INVERTER 
The modulation strategies for the T-type 3L-NPC inverter 
and conventional 3L-NPC inverter are the same. The proposed 
modulation strategy is suitable for both types of the 3L-NPC 
inverter. This paper takes a T-type 3L-NPC inverter shown in 
Fig.1 as an example to demonstrate the proposed method. CP 
and CN are the DC bus capacitors. Udc denotes the DC voltage. 
L and Cf  are the inductance and capacitor of the LC filter 
respectively. RD is the damping resistor of the LC filter. 
Currents ia,b,c and iga,gb,gc denote the inverter side and load side 
three-phase currents respectively. im denotes the current 
flowing out of neutral point O. iAC denotes the current of DC 
capacitor.  
The vector space for the 3L-NPC inverter is shown in 
Fig.2(a). There are 27 space vectors for 3L-NPC inverters, 
including 3 zero vectors (ppp, ooo and nnn), 12 small vectors 
(poo, onn, ppo, oon, opo, non, opp, noo, oop, nno, pop and 
ono), 6 medium vectors (pon, opn, npo, nop, onp and pno) and 
6 long vectors (pnn, ppn, npn, npp, nnp and pnp). For example, 
the space vector pon denotes that the switching states for 
phase A, B and C are p, o and n, respectively. Switching state 
p, o and n denote the corresponding phase (A, B, C) is 
connected to positive DC bus P, neutral point O, and negative 











































































(a) Vector space. 
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(b) Pulse patterns. 
Fig.2. Vector space and pulse patterns of the 3L-NPC inverter. 
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3 
vector space. Zero vectors and small vectors are redundancy 
vectors [27]. 
Conventional SVPWM adopts the nearest three vectors to 
synthesize the reference vector and to generate seven stages 
pulse patterns [28]. For a reference vector Uref in Fig.2(a), its 
pulse patterns are shown in Fig.2(b), where the vectors poo 
and onn are a couple of redundancy small vectors. In Fig.2(b), 
k (-1≤k≤1) is defined as the proportional allocation factor for 
redundancy small vectors, which determines the following 
different situations.  
1) If k=1: positive small vector poo is used, point A in 
Fig.1 is clamped to positive DC bus P.  
2) If k=-1: negative small vector onn is used, point C in 
Fig.1 is clamped to negative DC bus N.  
3) If -1<k<1: no phase are clamped to any voltage levels.  
Normally, when k=1 or k=-1, one of the three phases will be 
clamped to positive DC bus P or neutral point O or negative DC 
bus N, thus, DPWM will be obtained. Table I shows four basic 
SVB-DPWMs including DPWM I~IV [16-18], where k has 
different values (1 or -1) in different sectors. 
Fig.3(a) and Fig.3(b) show the clamped phases and clamped 
voltage levels for k=1 and k=-1 respectively, where, A+ means 
that point A in Fig.1 is clamped to positive DC bus P; A0 means 
that point A is clamped to neutral point O; A- means that point 
A is clamped to negative DC bus N. For the four basic SVB-
DPWMs in Table I, the clamped phase and clamped voltage 
level can refer to Fig.3 according to the value of k in the 
corresponding sector.  
III. PROPOSED TCB-DPWM FOR 3L-NPC INVERTER 
A. Proposed TCB-DPWM 
The TCB-DPWM is proposed, as shown in Fig.4, to 
simplify the implementation of the SVB-DPWMs through 
injecting proper CMV to original modulation signals 
including the 1st CMV injection uz1 and the 2nd CMV injection 
uz2. Three original reference signals ua, ub and uc are the output 
of the basic voltage/current control [29]. After twice CMV 
injections, the final modulation signals of uma, umb and umc will 
be obtained. Drive signals for switching devices are generated 
by comparing two phase disposition triangle carriers with final 
modulation signals.  
In TCB-DPWM, the definition, meaning and range of k 
are the same as SVB-DPWM, where, k is the proportional 
allocation factor of redundancy small vectors. Different PWM 
methods, as well as SVB-DPWMs, can be obtained by setting 
different values of k into the unified scheme shown in Fig.4. 
The functions of inverters with TCB-DPWM and SVB-
DPWM are equivalent when the same k are set. The procedure 
to realize the proposed TCB-DPWM will be interpreted in the 
following sections. 
B. 1st CMV injection 
The three reference signals ua, ub and uc in Fig.4 can be 
expressed by: 
cos( )=( 3) cos( )
cos( 2 3) ( 3) cos( 2 3)




u U t m U t
u U t m U t
u U t m U t
 
   
   
    

      

      
  (1) 
where, Um is the peak value of reference voltage, ω is the 



































































































Fig.3. The clamped phases and clamped voltage levels in each sector. 
Table I. 




1 2 3 4 5 6 7 8 9 10 11 12 
DPWM I 1 -1 -1 1 1 -1 -1 1 1 -1 -1 1 
DPWM II 1 1 -1 -1 1 1 -1 -1 1 1 -1 -1 
DPWM III -1 -1 1 1 -1 -1 1 1 -1 -1 1 1 






























Fig.4. The unified scheme of TCB-DPWM. 
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4 
In Fig.4, the 1st CMV injection uz1, as shown in (2), is 
injected to the original three reference signals to improve the 
modulation index (DC voltage utilization) to its maximum 
value 1. The maximum modulation index of the proposed 
method will be the same as that for SVPWM. 
1 0.5 ( , , ) 0.5 ( , , )z a b c a b cu MAX u u u MIN u u u        (2) 
where, MAX and MIN are the functions to obtain the maximum 
and minimum values, respectively.  
After the 1st CMV injection, three modulation signals uaz, 
ubz and ucz are given by 
1,  , ,xz x zu u u x a b c                        (3) 
Fig.5 shows an example of the original modulation signal 
ua, the first CMV injection uz1 and the modulation signal uaz at 
the maximum value of modulation index. It can be seen from 
Fig.5 that the modulation signal uaz will be located within the 
reachable voltage band from –Udc/2 to Udc/2 because of the 1st 
CMV injection. 
C. 2nd CMV injection 
The 2nd CMV injection is used to obtain the functional 
equivalent relationships between SVB-DPWM and TCB-
DPWM. If the pulse patterns of SVB-DPWM and TCB-
DPWM are the same, the functional equivalent relationships 
will be achieved.  
This section also takes the reference vector Uref shown in 
Fig.2(a) as an example; its pulse patterns are replotted in 
Fig.6(a). For a three-level inverter, two phase disposition 
triangle carriers u
+ 
t  and u
- 
t , as shown in Fig.6(b), are used to 
generate the pulse patterns. The laws to generate pulse 
patterns are as follows [15]: 
1) Case a: if modulation signal is bigger than positive 
carrier u
+ 
t , switching state p will be generated.  
2) Case b: if modulation signal is smaller than negative 
carrier u
- 
t , switching state n will be generated.  
3) Case c: if modulation signal is bigger than negative 
carrier u
- 
t  and smaller than positive carrier u
+ 
t , switching state 
o will be generated.  
In order to generate the same pulse patterns shown in 
Fig.2(a), the final modulation signals of TCB-DPWM for each 
phase should be uma, umb and umc as shown in Fig.6(b).  
However, it is very difficult to obtain the relationship of 
umx and uxz in the frame of two phase disposition triangle 
carriers. In order to simplify the procedure, a conversion 
defined in (4) is used to convert the frame of two phase 
disposition triangle carriers to the frame of one virtual 
common triangle carrier.  
*
4,   0
 
+ 4,   0
dc
dc
u U if u
u




               (4) 





xz, respectively. The two phase disposition 
triangle carriers u
+ 
t  and u
- 
t  are converted to one virtual common 
triangle carrier u
* 
t .  




xz will be discussed in the 
frame of one virtual common triangle carrier to obtain the 2nd 
CMV injection uz2. In the frame of one virtual common 
triangle carrier, the CMV injection is labeled as u
* 





xz are given by: 
* * *
2 ,  , ,mx xz zu u u x a b c                         (5) 
After the conversions, modulation signals and triangle 
carrier are all located in the common voltage band from –Udc/4 
to Udc/4 as shown in the white background zone of Fig.6(b). 
According to the virtual common triangle carrier in Fig.6(b), 
its mathematical equation in t∈[0, Ts/2] can be expressed as 
follows: 






u t t t
T
                   (6) 
where u
* 
t (t) is the instantaneous value of u
* 
t  at the time of t, Ts 
is the carrier wave period. 






mc are the values of u
* 
t




2 2 1 2
* *
3 3 2 3
1
( ),  
4
1
( ),  
2
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u u t t T
u u t t t T





   


   

                  (7) 
According to the similar triangles in Fig.6(b), the 
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Fig.7. Signals conversion. 













Fig.5. Modulation signals and 1st CMV injection at m=1. 
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

    

  
              (8) 
According to (5), in the frame of one virtual common 
triangle carrier, the relative positions of two modulation 
signals of u
* 
mx are the same as the relative positions of the 
corresponding two modulation signals of u
* 
xz. Thus, the 
following equations can be obtained.  
* * * *
* * * *
ma mb az bz
mb mc bz cz
u u u u
u u u u
   

  
                            (9) 
According to the equations (5) ~ (9), the CMV injection   
u
* 









u u u k
 
               (10) 




cz are the maximum and 
minimum values of u
* 
xz, respectively. 
Similarly, for a reference vector in other sectors, similar 
conclusions can also be obtained. In summary, the CMV 
injection u
* 
z2 in the frame of one virtual common triangle 
carrier is given by: 




( , , )
2
1
( , , )
2 4




u MAX u u u
k U




   





xz to the frame of two phase 
disposition triangle carriers according to reverse conversion of 
(4), it will be obtained that the CMV injection u
* 
z2 is equal to 






( , , )
2
1
( , , )
2 4




u MAX u u u
k U




   
          (12) 
The total CMV injection uz can be obtained 
1 2z z zu u u                              (13) 
After the twice CMV injections, three target modulation 
signals of TCB-PWM uma, umb and umc can be obtained:  
,  , ,mx x zu u u x a b c                  (14) 
Fig.8 shows the modulation signals generated by the 
proposed TCB-DPWM when m=0.4, 0.8 and k=1, -1. The red 
dash line ua is the original reference signal of phase A. The 
black dotted line uz is the total CMV injection. The blue solid 
line uma is the final modulation signal to drive signal generating 
module. The final modulation signals in Fig.8 are consistent 
with the clamped phase and clamped voltage levels in Fig.3.  
D. Discussions 
According to the above analysis, the procedures to realize 
the proposed TCB-DPWM just need a few arithmetic 
operations to obtain the final modulation signals and will be 
very easy to implement in applications. On the contrary, the 
procedures to realize SVB-DPWM are more complex, which 
require three procedures: sector judgment, function time 
calculation and pulse pattern generation. 
In practical applications, the control and modulation 
strategies for inverters are realized by a microprocessor or 
digital signal processor. The computation burden for the 
proposed strategy and SVPWM are summarized in Table II.  
As shown in Table II, the proposed algorithm may require 
about 34 machine cycles for the microprocessor in one carrier 
wave period. However, in the conventional SVB-DPWM 
methods such as [16-18], it would require more than 87 
machine cycles for microprocessor in one carrier wave period, 
which is more than two times of that in the proposed method. 
IV. PROPOSED TCB-DPWM BASED NEUTRAL POINT 
VOLTAGE BALANCING METHOD 
In this paper, neutral point voltage balancing is used to 
demonstrate the application of the proposed TCB-DPWM. 
Among different method of neutral point voltage balancing for 
3L-NPC, controlling the function time of redundant small 
vectors is the simplest and most effective method from the 
space vector modulation point of view [30]. Based on the same 
basic idea and the proposed TCB-DPWM, this paper proposes 
an equivalent implement method as hysteresis control in [30] 
from the triangle carrier modulation point of view. It should 
be noted that there is some literature [31, 32] adopting DPWM 
to control the neutral point voltage. The DPWM in these 
papers is based on once offset injection. Its maximum 
modulation index is not as high as the proposed method. 
A. Analysis of Neutral Point Voltage 
As shown in Fig.1, the voltage of CP and CN are UP and 
UN. Thus, the voltage difference ∆UC of DC side capacitors is 
given by:  





















 [degree]t  [degree]t
 
(a) m=0.4, k=1.                             (b) m=0.8, k=1. 























(c) m=0.4, k=-1.                              (d) m=0.8, k=-1. 
Fig.8. Modulation signals and total CMV injection of TCB-DPWM. 
Table II. 






Mult. Shifts Comp. 
Lookup 
Tables 
Proposed 10 3 3 9 0 34 
SVB-
DPWM 
18 16 5 0 1 >87 
 
2168-6777 (c) 2018 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/JESTPE.2018.2812704, IEEE Journal
of Emerging and Selected Topics in Power Electronics
> REPLACE THIS LINE WITH YOUR PAPER IDENTIFICATION NUMBER (DOUBLE-CLICK HERE TO EDIT) < 
 
6 
C N PU U U                            (15) 
The value of ∆UC depends on the neutral point current im. 
As shown in Table III, when im > 0, current flows out of neutral 
point O, the voltage UN of CN will lower, the voltage UP of CP 
will arise. Thus, the difference voltage ∆UC of DC side 
capacitor will reduce. Similarly, when im < 0, current flows 
into neutral point O, the voltage UN of CN will arise, the 
voltage UP of CP will lower, thus, the difference voltage ∆UC 
of DC side capacitor will arise. The neutral point voltage can 
be controlled by controlling the neutral point current im. 
When the switching state of one phase is o, its current will 
flow into or out of the neutral point O. Thus, the neutral point 
current im is determined by the magnitude and polarity of the 
corresponding phase current and the function time of 
switching state o. As shown in Fig.6, the function time of 
switching state o in a switching period is normally determined 
by the modulation signal as 






T T x a b c
U
                (16) 
where, Txo is the function time of switching state o caused by 
the modulation signal umx.  
Suppose that the current flowing out of bridge is positive, 
as shown in Fig.1, the average neutral point current in a 
switching period can be obtained. 
 
1
(1 ) (1 ) (1 )
/ 2 / 2 / 2










   
    
   (17) 
For a three-wire three-phase inverter, the sum of ia, ib and 
ic is zero. Thus, equation (17) can be simplified as: 
 
 2 2 2
2
2
= + + +
m a ma b mb c mc
dc
a az z b bz z c cz z
dc
i i u i u i u
U
i u u i u u i u u
U
      
     
 (18) 
According to Section III, it can be observed that the 
modulation waves of ux, uxz and umx have the same polarity 
because the added CMV will not change the polarity of each 
modulation signals.  For example, if ua ≥ 0, then uaz ≥ 0 and 
uma ≥ 0; if ua ≤ 0, then uaz ≤ 0 and uma ≤ 0. Thus, mi  in (18) 
can be discussed according to the polarity of the original 
reference voltage ux. According to Fig.2(a) and (18), it can be 
seen that the polarity of ux and the average neutral point 
current mi  will have six situations as listed in Table IV.  




( ) ( ) ( )
4
+ ( )




i sign u i u sign u i u sign u i u
U
sign u i u
U
   

 (19) 
where, sign() is the function to acquire the sign of input. j (j ∈ 
{a, b, c}) is the related phase that can affect the neutral point 
voltage, the values of j in different sectors are: j =a, in sectors 
1, 6, 7 and 12; j=b, in sectors 4, 5, 10 and 11; j=c, in sectors 2, 
3, 8 and 9.  
From (19), it can be obviously seen that the mi  can be 
regulated by uz2, while the value of uz2 can be decided by k as: 
1) k=1, then 
* * *
2( 1) ( , , )
4
dc
z k az bz cz
U
u MAX u u u           (20) 
2) k=-1, then 
* * *
2( 1) ( , , )
4
dc
z k az bz cz
U
u MIN u u u           (21) 
The second CMV injection uz2 at different modulation 
index m and different reference voltage angle 𝜃 are shown in 
Fig.9. According to (20), (21) and Fig.9, it can be obtained that 
the polarity of uz2 is determined by the polarity of k. In other 
words, when k=1, uz2 ≥ 0; when k=-1, uz2 ≤ 0.  
Table IV. 
The average neutral point current in different situations. 
Sectors 
Voltage 
relation. mi  
j 
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The relationships between ∆UC and im. 
If Then 
im>0 UN↓ UP↑ ∆UC↓ 
im<0 UN↑ UP↓ ∆UC↑ 
 
 
Fig.9. Value of uz2 at different m and different 𝜃(normalized by Udc/2) 
Table V. 
The relationships between k and mi  in different conditions. 
If Then 
k uz2 sign(uj)ij sign(ujij) -sign(uj)ij×uz2 mi  
1 ≥0 
>0 1 ≤0 ↓ 
<0 -1 ≥0 ↑ 
-1 ≤0 
>0 1 ≥0 ↑ 
<0 -1 ≤0 ↓ 
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7 
According to above analysis, the average neutral point 
current mi can be regulated by k as shown in  Table V. It can 
be observed that mi can be controlled to increase or decrease 
by setting different values of k according to the polarity of ujij. 
Thus, the neutral point voltage can be controlled by k 
according to Table III and Table V. 
B. Proposed Neutral Point Voltage Balancing Method 
According to the above analysis, the TCB-DPWM based 
neutral point voltage control method is shown in Fig.10. The 
capacitor voltage balancing is controlled by the regulation of 
k. The value of k is calculated by the proposed control strategy 
according to three phase currents iabc, reference voltage signals 
uabc and the DC capacitor voltages uN, uP. The reference 
voltages uabc is used to obtaining the related phase j by looking 
up Table IV. Then, according to the polarity of ujij and the 
voltage difference ∆UC, the value of k can be obtained by the 
logic judgment in Fig.10. Finally, drive signals are generated 
by the proposed TCB-DPWM according to the value of k. 
Note that Udz (Udz>0) is the threshold value and can also be 
seen as the acceptable deviation of neutral point voltage. 
In summary, the proposed strategy for controlling the 
neutral point voltage is shown as follows: 
1) Case a: If ∆Uc>Udz and sign(ujij)=1, k is set to -1, then, 
the average neutral point current mi  will increase, ∆UC will 
decrease. 
2) Case b: If ∆Uc>Udz and sign(ujij)=-1, k is set to 1, then, 
the average neutral point current mi will increase,  ∆UC will 
decrease. 
3) Case c: If ∆Uc<-Udz and sign(ujij)=1, k is set to 1, then, 
the average neutral point current mi  will decrease, ∆Uc will 
increase. 
4) Case d: If ∆Uc<-Udz and sign(ujij)=-1, k is set to -1, then, 
then, the average neutral point current mi will decrease, ∆Uc 
will increase. 
5) Case e: If ∆Uc and sign(ujij) are not the above four 
situations, the value of k will not be changed. 
V. SIMULATION AND EXPERIMENTAL VALIDATION  
A. Simulation and Experimental Platform 
A Matlab/Simulink model and experimental platform are 
used to validate the effectiveness of the proposed methods. 
The scheme of simulation and experiment are shown in 
Fig.11(a).  
Both the main circuits in simulation and experiment are T-
type 3L-NPC inverters with LC filter. The simulation and 
experiment are tested in inverter mode with passive load or 
utility grid. DC voltage is supplied by a DC power source. The 
experimental platform is shown in Fig.11(b). In the 
experiment, control and modulation strategies are realized by 
a DSP (TMS320F28335). The switches and diodes in each 
phase are standard T-type three-level module M260F 
produced by Vincotech company. Inverters parameters and 
control parameters are shown in Table VI.  
B. Validation of the Proposed TCB-DPWM  
In order to validate the proposed TCB-DPWM, simulation 
and experimental results are shown in Fig.12. The simulation 
and experimental results are tested in inverter open loop mode 
with a resistive load to avoid the negative affection caused by 
both the current control and utility grid. The DC voltage is 
100V. Both of DC capacitors CP and CN are 4100μF. The 
modulation index m is 0.8. Four basic DPWMs, realized by 
the unified scheme of Fig.4, are tested to validate the proposed 
TCB-DPWM. 
As shown in Fig.12, the output phase voltage to neutral 
point O uAO, the difference of DC capacitors ∆Uc, the current 
Table VI. 
Parameters in simulation and experiment. 
System Parameters Value 
Filter inductance L 1.2mH; 
Filter capacitor Cf 20μF; 
Damping Resistance RD 0.5Ω; 
Switching frequency fs 9k Hz; 
Carrier wave period Ts 111μs 
AC frequency 50Hz; 















































(a) Scheme of the simulation and experiment. 





(b) The figure of the experimental platform. 








Otherwise, k keeps the same value 
without change.
If C dzU U 
C dzU U 
CU
( )j jsign u i
( )=1j jsign u i
( )=-1j jsign u i
( )=1j jsign u i





, then k=1If C dzU U  and
, then k=1If and
, then k=-1If andC dzU U 
 
Fig.10. Proposed TCB-DPWM based neutral point voltage balancing method. 
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8 
of DC capacitor iAC and the frequency spectrum for uAG (output 
phase voltage to neutral star point of load) are measured in 
both simulations and experiments. In addition, the modulation 
waveform uma, the output phase current iga are measured in 
simulations and experiments, respectively.  
The waveforms uma and uAO show that phase A is clamped 
to the positive bus or neutral point or negative bus in different 
sectors (refer to Fig.3). The difference of DC capacitors ∆UC 
fluctuates at the frequency of three times of the fundamental 
frequency. However, the phases of ∆UC for different DPWMs 
are different. For example, the waveforms of ∆UC for DPWM 
II and DPWM III have almost 180° phase shift. That means 
that k=1 and k=-1 have opposite functions on neutral point 
voltage. This phenomenon means that the neutral point 
voltage can be controlled by k. Meanwhile, these results verify 
the analysis of neutral point voltage in Section IV. The total 
harmonic distortions (THDs) of output phase voltage uAG are 
from 38.37% to 39.37%. As we know, the maximum harmonic 
component for SVPWM is the twice switching frequency 
harmonic (360th). While for the proposed strategy, the biggest 
harmonic component is located at the switching 
frequency(180th). Since filter has higher harmonic attenuation 
at higher frequency, the THD of grid/load side current of 
inverter with proposed strategy will be bigger than that of 
SVPWM. After the LC filter, the output phase currents iga for 
each DPWM methods show a good sinusoidal output wave. 
Both the simulation and experimental results are consistent 
with the theoretical analysis.  
C. Validation of the Proposed TCB-DPWM based Neutral 
Point Voltage Balancing Method  
In order to validate the proposed TCB-DPWM based 
neutral point voltage balancing method, simulation results are 
given in Fig.13. The simulations are tested in inverter mode 
with RL load at the DC voltage of 600V. The value of DC 
capacitors CP and CN are 4100μF(820μF×5) and 3280μF 
(820μF×4) respectively. Udz is set as 1.5V. Waveforms in the 
Fig.13 from up to down are: modulation wave uma, 
proportional allocation factor k, output voltage uAO, output 
phase current iga, DC capacitor voltage UN with a Udc/2 shift.  
At the beginning of the simulations, standard SVPWM are 
used.  Because of the different values of DC capacitor, the 
neutral point voltages are unbalanced. The proposed neutral 
point voltage control method starts to work at 0.1s.  The 

















































































































































(e) Simulation of DPWM III.            (f) Experiment of DPWM III.            (g) Simulation of DPWM IV.            (h) Experiment of DPWM IV. 
Fig.12. Simulation and experimental results for the proposed TCB-DPWM 
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9 
neutral point voltage can be adjusted to balance in about two 
milliseconds. It can be seen from the result that the neutral 
point voltages are controlled very well and just fluctuates in a 
small range of -1.5~ 1.5V. The output voltage uAO can be 
clamped to positive voltage or negative voltage at m=0.8. The 
output voltage uAO can be clamped to neutral point voltage at 
m=0.4. Thus, the switching losses will be greatly reduced 
because of the great reduced number of power devices 
switching in the clamped phase.  
In order to evaluate other performances of the TCB-
DPWM, the performance comparisons in THD of output 
current and switching losses function (SLF) [33] are shown in 
Table VII. It shows that the switching losses are greatly 
reduced (more than 29%) with the proposed method. The cost 
to achieve this goal is the slightly harmonic distortion increase 
(less than 0.93%). 
In order to validate the proposed TCB-DPWM based 
neutral point voltage balancing method, experimental results 
are shown in Fig.14 and Fig.15. Fig.14 is tested in the situation 
of m=0.8, 𝜑 =0. While, Fig.15 is tested in the situation of 
m=0.8, 𝜑=30. The experimental results are tested in grid tied 
inverter mode at the DC voltage of 300V. DC capacitors CP 
are consisted of 5 capacitors with a rated value of 820μF. DC 
capacitors CN are consisted of 4 capacitors with a rated value 
of 820μF. Udz is set as 0.5V. Waveforms in the experimental 
results from up to down are: output phase voltage to neutral 
point O uAO, voltage of DC bus capacitor UP, voltage of DC 
bus capacitor UN, output phase current iga. 
As shown in Fig.14(a) and Fig.15(a), standard SVPWMs 
without neutral point voltage control are used at the beginning 
of the experiment. Because the voltages of the upper capacitor 
are bigger than the voltage of the lower capacitor, the voltages 
of DC capacitors are unbalanced. The output current is greatly 
distorted because of the unbalance neutral point voltage. 
When the proposed TCB-DPWM based neutral voltage 
balancing method starts working, the voltages of DC 
capacitors become balanced. When the neutral point voltages 
are balancing, the waveform of uAO become better, at the same 
time, the distortion of output current becomes smaller. As 
shown in Fig.14(b) and Fig.15(b), the neutral point voltages 
keep balancing even when the output current reference step 
changes. The results show the proposed method are effective 
in neutral point voltage balancing.  
In order to validate the proposed method in low switching 
frequency condition, Fig.16 shows the results at fs=2kHz. As 
shown in Fig.16, standard SVPWMs without neutral point 
voltage control are used at the beginning of the experiment. 
The output current is greatly distorted because of the 

























































































































(a) m=0.8, power factor angle 𝜑=0.                                            (b) m=0.4, power factor angle 𝜑=30. 






m = 0.8, 𝜑 = 0, t < 0.1 1.03% 1 
m = 0.8, 𝜑 = 0, t > 0.1 1.96% 0.66 
m =  0.4, 𝜑 = 30, t < 0.1 0.43% 1 
m = 0.4, 𝜑 = 30, t > 0.1 1.35% 0.71 
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10 
unbalance neutral point voltage. When the proposed TCB-
DPWM based neutral voltage balancing method starts 
working, the voltages of DC capacitors become balanced. 
When the neutral point voltages are balancing, the waveform 
of uAO become better. Meanwhile, the distortion of output 
current becomes smaller. Although the neutral point voltage 
fluctuations become higher than that in high switching 
frequency, the neutral point voltage is acceptable.  
It is worth noting that the essence of the proposed neutral 
point voltage balancing method is allocating redundancy 
small vectors. The proposed method has the same limitation 
as for the method of allocating redundancy small vectors. This 
limitation on neutral point voltage balancing is discussed in 
many papers, for example Fig.9 in [30] and Fig.8 in [34]. The 
proposed method in this paper provides another way to realize 
the neutral point voltage balancing. For a given value of k, the 
computation time for the proposed TCB-DPWM strategy is 
6.7μs in a DSP with CPU frequency of 80MHz. The 
calculation of k for the proposed neutral point voltage 
balancing method needs 8.8μs. While for the vector base 
PWM without neutral point voltage balancing, the 










(a) Constant power output.                                            (b) Power output step. 
Fig.14. Experimental results neutral point voltage control at m=0.8, 𝜑=0 (fs=9kHz). 











(a) Constant power output.                                            (b) Power output step. 
Fig.15. Experimental results neutral point voltage control at m=0.4, 𝜑=30(fs=9kHz). 













(a) m=0.8, 𝜑=0.                                              (b) m=0.4, 𝜑=30. 
Fig.16. Experimental results neutral point voltage control at the low switching frequency(fs=2kHz).  
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11 
computation time is 19.2μs. The advantage of the proposed 
method is easy implementation and low computation burden.  
In order to evaluate other performances of the TCB-
DPWM, efficiencies of inverters and THDs of grid current are 
shown in Fig.17, which are tested in the conditions of the same 
rated values of DC capacitor (CP= CN = 5×820μF) to avoid 
the affections by the neutral point voltage unbalance.  
In Fig.17(a), the suffix –AC denotes the efficiency of the 
inverter disregarding the power losses of the LC filter, the 
suffix –G denotes the efficiency of the inverter including the 
power losses of the LC filter. Curves of SVPWM-AC and 
TCB-DPWM-AC are efficiencies of the inverter with 
conventional SVPWM and proposed TCB-DPWM, 
respectively. Curves of SVPWM-G and TCB-DPWM-G are 
efficiencies of the inverter with conventional SVPWM and 
proposed TCB-DPWM, respectively. Both the efficiencies of 
TCB-DPWM-AC and TCB-DPWM-G are higher than that of 
SVPWM-AC and SVPWM-G. The efficiency of TCB-
DPWM-G is higher than SVPWM-G for 0.2 to 0.5 
percentages. When the grid current increase, the change of k 
will increase, and the efficiency improvement is lower. The 
reason for lower efficiency improvement is that a turn on and 
turn off will occur every time of k changing. Fig.17(b) shows 
the THD curves of inverters with SVPWM and the proposed 
TCB-DPWM. The THD of the proposed TCB-DPWM is 
slightly higher than that of SVPWM. At the rated power point 
(15A), the THD for SVPWM is 1.98%, while, the THD for the 
proposed method slightly increase to 2.09%. When one phase 
voltage is clamped, the pulse pattern is changed from seven 
segments to five segments. From the Harmonic Distortion 
Factor point of view in [15], the symmetric center distribution 
of redundancy small vectors can minimize the harmonic flux 
trajectories. Thus, SVPWM will have better performance in 
harmonic distortion than TCB-DPWM. Thus, the cost for 
neutral point voltage balance and efficiency improvement is 
the slightly harmonic distortion increase.  
VI. CONCLUSION 
 This paper proposed a triangle carrier based 
discontinuous PWM for 3L-NPC inverters. Different types of 
DPWM can be obtained by setting proportional allocation 
factor k into the proposed unified scheme of TCB-DPWM. 
The proposed method effectively simplified the 
implementations of convention SVB-DPWMs. The proposed 
TCB-DPWM was verified by simulation and experimental 
results. In addition, a neutral point voltage balancing method 
was investigated based on the proposed TCB-DPWM where 
the neutral point voltage was controlled by controlling the 
polarity of k. The proposed neutral point voltage balancing 
method was also verified by both simulation and experimental 
results. The results showed that the proposed neutral point 
voltage balancing method has good performance at neutral 
point voltage control and switching losses reduction. 
Furthermore, the proposed neutral point voltage balancing 
method is based on logic judgment and table lookup, so it is 
very convenient to be implemented in applications. 
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